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Abstract. In this paper a current mode very low voltage 
(LV) (1 V) and low power (LP) (21 µW) differential differ-
ence second generation current conveyor (CCII) is pre-
sented. The circuit is developed by applying the current 
sensing technique to a fully balanced version of a differen-
tial difference amplifier (DDA) so to design a suitable LV 
LP integrated version of the so-called differential differ-
ence CCII (DDCCII). Post-layout results, using a 0.18µm 
SMIC CMOS technology, have shown good general circuit 
performances making the proposed circuit suitable for fully 
integration in battery portable systems as, for examples, 
fully differential Sallen-Key bandpass filter. 
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1. Introduction 
Recently, the low voltage low power analog circuit 
design has gained much more attention [1], [2]. In this 
perspective, the current mode (CM) approach offers the 
inherent advantages of wide bandwidth, high slew-rate, 
low power consumption and, most important, simple cir-
cuitry and consequently low chip area occupation [3], [4]. 
Stepwise, the current-mode technique has emerged as an 
attractive method for the design of active filters as, for 
example, video frequency continuous time filters, used for 
disk drivers, video signal processing and both intermediate 
frequency (IF) and base band (BB) receiver sections [5], 
[12]. Concerning the current mode approach, the most 
versatile building block is the second generation current 
conveyor (CCII) that, since its introduction, has been used 
in a wide range of applications; moreover, several circuit 
architectures have been proposed for its implementation 
[4]. The CCII is basically a single ended device; however, 
modern high performance analog integrated circuits incor-
porate also fully differential signal paths, as in direct con-
version wireless transceiver, in order to achieve immunity 
to digital noise and power supply noises, larger output 
dynamic range, higher design flexibility and reduced har-
monic distortion. For all these reasons, a number of fully 
differential versions of the CCII have been presented in the 
literature [13-20] but, due to the continuous technological 
scaling and increasing request of LV and LP portable sys-
tems, there is always a great request for improved CCII 
based differential circuit topologies. In this paper, a LV 
(1 V) LP (21 µW) 0.18µm CMOS fully differential second 
generation current conveyor based on a differential differ-
ence amplifier (DDCCII) is proposed and its application 
for a Sallen-Key band pass filter is given showing its feasi-
bility for LV and LP battery supplied portable applications. 
2. The Differential Difference Second 
Generation Current Conveyor 
The CCII is a three terminal single ended device, 
whose node relations are expressed in (1), represented 
symbolically in Fig. 1. It can be implemented, as shown in 
Fig. 2, by applying the current sensing technique to op-amp 
based analog buffers. 
 
Fig. 1. CCII block scheme. 
 
Fig. 2. Current sensing based CCII implementation block 
scheme derived from op-amp based configurations. 
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The DDCCII is an evolution of the basic CCII and 
presents the advantages both of the CCII and of the differ-
ential difference amplifier (DDA) [7] such as larger signal 
bandwidth, greater linearity, wider dynamic range, simple 
circuitry, low power consumption, high input impedance 
and arithmetic operation capability. The DDA, whose 
block scheme is shown in Fig. 3, is a five-terminal device. 
It has two differential input ports, (Vpp – Vpn) and (Vnp – Vnn) 
and a single-ended or differential output. The output of the 
DDA can be expressed as: 
     nnnppnppnp VVVVAVVV  0000 . (2) 
As the finite open-loop gain A0 is low, the difference be-
tween the two differential voltages increases. Therefore, 
the open-loop gain is required to be as large as possible to 
improve circuit performance.  
 
Fig. 3.  DDA block scheme. 
At circuit level, as well as the op-amp, the DDA con-
sists mainly of two stages: a differential-input stage (differ-
ential pair with active load) and a second stage that typi-
cally is a gain stage for achieving high open loop gain. In 
order to reduce the circuit branches, so the static power 
consumption, it can be considered the theory developed in 
[5], where it has been demonstrated that, for not-high open-
loop gains, it is better to use a current mode approach in-
stead of classical op-amp based circuits in the implementa-
tion of high accuracy amplifiers. In order to simplify the 
circuit topology and lower the power consumption, in this 
work the second gain stage of the DDA has been substi-
tuted directly by a buffer. In this manner a fully differential 
DDA based CCII (DDCCII), with common mode control, 
whose block scheme and basic internal implementation are 
shown in Fig. 4, has been developed.   
Fig. 5a shows the circuit schematic of the proposed 
DDCCII at transistor level, designed in a standard 0.18µm 
SMIC CMOS technology, while in Fig. 5b its layout im-
plementation is reported; the occupied area (circled in the 
picture, without die pads) is about 0.04 mm2. The gate 
terminals of the double cross coupled input transistors  
(M1-M4), together with their active load (M5-M6), are 
DDCCII Y1 and Y2 high impedance terminals, while X1 
and X2 terminals, obtained at M21 and M22 sources, are low 
 
a) 
 
b) 
Fig. 4. a) DDCCII basic block scheme; b) DDA based 
DDCCII  basic internal implementation. 
impedance nodes (thanks to the negative feedback). More 
in detail, the differential input voltage VY12 applied across 
Y1 and Y2 terminals is mirrored to a differential voltage 
VX12 (VX12= VY12) while the currents flowing in the X1 and 
X2 terminals are conveyed to Z1 and Z2 terminals (i.e. 
IZ1 =IX1 and IZ2 = IX2) thanks to (M19-M20) and (M23-M24) 
current mirrors operations. Finally, Z1 and Z2 terminals are 
high impedance nodes suitable for current outputs. A tradi-
tional CMFB circuit consisting of transistors (M15-M18) and 
resistors (R2-R3) has been employed to fix the common-
mode output voltage at middle supply level, so to avoid the 
common-mode voltage output drift. In Tab. 1 the designed 
DDCCII transistor dimensions are reported. With respect 
to previously published works [13-20] in this paper a very 
LV and LP portable DDCCII is presented with good gen-
eral performances and a relatively simple implementation 
so reducing also the occupied silicon area: the circuit oper-
ates at a supply voltage equal to 1 V while its standby cur-
rent is only 21 µA. Generally, the terminal characteristics 
of the DDCCII are specified by the voltage and current 
transfer functions: the voltage following characteristic 
between ports Y-X and the current following characteristic 
between ports X-Z. Fig. 6a shows the simulated differential 
DC voltage transfer characteristics VY12VX12 while 
Fig. 6b shows the simulated DC current characteristics at X 
and Z nodes. The two curves are almost overlapped being 
the voltage and current gain greater than 0.98. Finally, 
Tab. 2 summarizes the DDCCII performances showing the 
voltage and current gain transfer constants. 
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                                   a)                                                                                      b) 
Fig. 5.  Designed DDCCII at schematic level a) and micrograph of the layout implementation (circled area, b). 
 
 
Transistor W [µm] L [µm] 
M1-M4,   100 0.18 
M5, M6,  M17, M18, M21, M22 60 0.18 
M10, M11,  M14 20 0.18 
M7, M8,M9,  M12,, M13 10 0.18 
M19, M20, M23, M24 20 0.18 
DDCCII 
transistor 
dimensions 
M15-M16 200 0.18 
Tab. 1.  DDCCII transistor dimensions. 
 
Circuit DDCCII 
Voltage supply 1V 
Power Consumption 21 μW 
3dB Bandwidth 11 MHz 
Voltage Gain (α) 0.98 
Current Gain (β) 0.98 
Output Systematic offset 200 μV 
Input dynamic range 700 mVpp 
X Parasitic Resistance 0.4 Ω 
Z Parasitic Resistance 0.4 MΩ 
Layout area 0.04 mm2 
Tab. 2.  DDCCII main characteristics. 
 a) 
 b) 
Fig. 6. a) Simulated DC voltage transfer characteristics VY12 VX12. 
b) Simulated DC current characteristics at X and Z nodes. 
RADIOENGINEERING, VOL. 22, NO. 2, JUNE 2013 437 
3. Filter Application 
As a feasibility demonstration application example, 
the DDCCII has been used for designing a fully differential 
version of a second order Sallen-Key bandpass filter, im-
plemented using only one active element. Continuous time 
CMOS bandpass filters, especially with tunable center 
frequency, quality factor and gain, are fundamental blocks 
in portable wireless heterodyne receivers and in many 
signal processing applications. The implemented second 
order filter architecture is shown in Fig. 7. A straightfor-
ward circuit analysis gives the following transfer function: 
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From (3), if C = C1 = C2, the filter center frequency ω0, the 
quality factor Q and the gain A are given respectively by:  
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Therefore, through a suitable choice of R1 and R2 values, it 
is possible to achieve high Q factors, while, regulating C 
values, it is possible to allow the center frequency tuning 
without varying the Q factor. This can be done in a discrete 
step mode adding switched elements or in a continuous 
mode by using, for example, varicap diodes and MOS 
resistive based resistors (MRC). Thanks to the current 
mode approach, also the filter gain can be controlled 
orthogonally from quality factor and center frequency, by 
changing R3. Fig. 8 shows the simulated frequency 
response at three different filter gains (the following values 
have been used for passive components: C1 = C2 = C = 
= 50 pF; R1 = 1 kΩ; R2 = 100 kΩ; R3 = 200 Ω; R3s = 1 kΩ; 
R3s1 = 10 kΩ); in this case the center frequency is about 
280 kHz, the quality factor is fixed about to 5, the gain has 
been tuned from -17 to 12 dB in three steps by adding 
shunt switched resistors (using simple transistor as 
switches) to R3 (R3S) and R2 (R3S1). Finally, Tab. 3 summa-
rized the main filter performance. 
Filter linearity has been also evaluated, for the pro-
posed example, in terms of its total harmonic distortion 
(THD) at 280 kHz and 0 dB gain as shown in Fig. 9. Post-
layout results have also shown good general circuit per-
formance in terms of temperature and process variations, 
making the design circuit suitable for fully integration in 
any kind of battery supplied portable system.  
 
Circuit Sallen-Key second order bandpass filter 
Allowed filter tuning range   10 kHz ÷ 2 MHz 
Simulated tuned voltage gain range -30 dB ÷ +30 dB 
Simulated tuned quality factor range 2 ÷ 30  
Tuning voltage for filter gain control 
(Sw1 and Sw2) Digital 0-1V 
Tab. 3. DDCCII based filter main characteristics. 
 
Fig. 7. Second order Sallen-Key tunable current mode band-
pass filter. 
 
Fig. 8. Simulated filter frequency response, with a fixed 
designed center frequency, for three different filter 
gains.  
 
Fig. 9. Designed filter THD simulated at 280 kHz and 0 dB 
filter gain. 
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4. Conclusion 
In this work a SMIC 0.18µm CMOS technology LV 
and LP DDCCII topology has been presented and 
discussed. The DDCCII operation has been obtained by 
applying the current sensing technique to a fully balanced 
version of a differential difference amplifier (DDA). As 
a feasibility demonstration, the DDCCII has been used for 
designing a fully differential version of a second order 
Sallen-Key bandpass filter showing very good general 
performance in agreement with theoretical expectations. 
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